I. INTRODUCTION
White light emitting diodes (LEDs) are being used nowadays in digital cameras, PDAs and LCDs among others. It is characterized by pollution-free, long life span (work time can be achieved 100,000 hours) and resistant to vibration and shock. It is a popular choice for background lighting and illuminations of consumer products. Compared with the commonly used CCFL (Cold Cathode Fluorescent Light), it requires less power and space [1] - [3] . However, its forward voltage drop is high. Typically, white LED has higher forward voltage at around 3.1 volts to 4.0volts as compared with other the LED colors. The intensity of illumination is determined by the average current through the white LED. Charge pump, a switched capacitor DC-DC converter will provide the needed current as well as the voltage for the white LEDs [4] . Shown in Fig. 1 is the schematic diagram of High Efficiency Current Regulated Charge Pump for a White LED Driver [5] . This system has one LED load. It has an output voltage produced by the pumping action of the flying capacitor and the charge transfer of the load capacitor. Unfortunately, this circuit  Manuscript received December 5, 2013; accepted March 11, 2014. suffers from gate-oxide overstress. When the flying capacitor is pumped higher than V DD , the CK 2 will be at low level, thus, a junction potential higher than V DD exists at gate to drain of M P2 . Shown in Fig. 2 is the proposed overstress-free charge pump white LED driver. The motivation of this work is to provide a white light emitting diode (LED) driver that can accommodate 4 parallel LED outputs. Additionally, this work will utilize a charge pump that is free from the gate oxide overstress. Not a single power MOS switch in the charge pump circuit and its peripheral circuits will experience an overstress as well as latch-up.
White LED has a higher forward voltage as compared with other LED colors. Most supply batteries are sometimes too low for powering up white LEDs, a boost converter is usually needed. Inductors are employed in most DC-DC converters (i.e, buck, boost, etc.) in its operations. Unfortunately, not all applications can afford the presence of inductor in the design. Inductors consumed a considerable area which is a hindrance to product size minimization. Products are now getting thinner which is another reason to avoid inductor utilization in the design.
Charge pump, instead of having an inductor as a storage device, utilizes switches and capacitors in transferring charges from the input to be delivered at the output [6] - [11] .
In this paper, Section II reviews the conventional design of the clock boost circuit as well as the charge pump. Section III presents the design including the operations and the schematics of the overstress-free charge pump white LED driver. Experimental results have been presented in Section IV. Lastly, Section V presents the conclusions.
II. CONVENTIONAL DESIGN OF CLOCK BOOSTER AND
CHARGE PUMP Fig. 3 shows the conventional clock booster design [12] , [13] . The main purpose of this circuit is to produce clock signals, CK P and CK PB which will swings from 0 to 2V DD , alternately. Fig. 4 shows the conventional charge pump circuit. Fig. 5 At the same instant, N 3 will be at V DD and N 2 will be at zero level which will turn ON M 2 , M 6 and M 7 and will charge the capacitor C 4 . Moreover, N 1 will approach 2V DD which will cause the M 1 to be turned OFF A problem arises when at a certain instant the CK PB is at its low (0) level. At this instance, the node N 1 will be at zero level while the node N 3 is at its 2V DD . Clearly, a junction potential of 2V DD can be seen in the gate to drain (V GD ) of M 5 as shown in (4) white LEDs that draws in a total of 80mA output current. An obvious concern regarding latch-up has been detected on this case. Transistors M 1 and M 2 are PMOS so it is expected that bulk to drain voltages must be positive, meaning, the bulk should always be higher than the drain. Apparently, from Fig. 8 , it shows that there exists a problem on latch-up that needs to be addressed. It should be avoided that the bulk to drain junction of a PMOS be in a forward bias. In the event that it will become forward biased, a huge amount of leakage current will flow through it which is detrimental to the circuit operation and could cause damage. From Fig. 7(b) , latch-up problem is at its peak and most severe during the transient period. Eventually during the steady state phase, latch-up still exists and it can be observed from Fig. 7(c) .
III. PROPOSED OVERSTRESS-FREE CHARGE PUMP,
CLOCK BOOSTER AND WHITE LED DRIVER Fig. 2 shows the functional block of the proposed overstress-free charge pump white LED driver. The major blocks that comprise the whole system are the following; clock generator, clock booster circuit, the charge pump or pump circuit and the current balance circuit. The Lithium-ion (Li-ion) battery [14] will provide the supply voltage for the whole system. It ranges from 3V to 4.2V. The clock pulse generator shown in Fig. 12 will provide the needed clock pulses for the charge pump circuit operations. Clock booster circuit also known as clock doubler provides a higher than V DD (2V DD in fact) to the charge pump circuit to increase its pumping efficiency. The charge pump will basically increase the output voltage from the supply voltage. Ideally, output voltage will be twice the input voltage on no-load condition. Parasitic capacitances, power MOS "on" Shown in Fig. 8 is the proposed clock booster circuit. To avoid the problem of overstress [15] being shown in Fig. 6 for the transistor M5 and transistor M6 (graph not shown), CK PB , and CK P now swings from V DD to 2V DD instead of from 0 to 2V DD in the conventional design. Fig.  9 shows the pertinent signals from the proposed clock booster circuit. Two minimum sized transistors have been placed in transistors M 1 and M 2 to ensure that their respective bulks will be connected to the highest potential so as to avoid any latch-up problems. At this instant, the bulk of M 2 is connected to the V DD rather than on node N 3 . At the same instant, the bulk of M 1 , although OFF at this point is connected at node N 4 rather than V DD . This LED driver circuit employed an on-chip clock generator. The clock generator (shown in Fig. 12 ) is expected to generate a 1MHz clock pulses with a 50% duty cycle. The clock pulse generator is composed of the following: current reference, the ramp generator, comparator, SR latch, static frequency divider and a taper buffer. Current balance circuit (see Fig. 13 ) will provide constant current to every LED connected to one of its four branches [16] . An I REF of 2mA is expected to be produced from a voltage to current converter. An external resistor R will be utilized. Having an external resistor used for producing the I REF will have the following advantages: (1) it won't suffer from unacceptable variation like the on-chip resistor did. Using a high accuracy external resistor will ensure that the produced I REF will have a less variations. (2) It offers more flexibility as far as current that would flow per LED is concerned. Using a non-fixed resistor, one can modify or adjust a needed current per LED. The I REF will then be copied through mirrors M P4 and M P5 . A high gain two stage op-amp is needed so that nodes N 1 and N 3 will be virtually shorted. Additional capacitor, C C , for compensation is connected between nodes N 5 and N 3 . A bias voltage from current reference is applied to the gate of M N2 . The potential at N 4 should be kept as low as possible; just enough for the M N3 , M 2 , M 3 , M 4 and M 5 to operate at saturation region. The mirror comprising M N3 , M 2~M5 will copy the 4mA current and multiply it to 20mA to every LED branch. A high gain two stage opamp is connected to every LED branch to force the drain voltages of M 2 , M 3 , M 4 and M 5 be the same with the potential at node N 4 . Thus, ensuring that the copied current from the M N3 branch to the respective LED branches will be accurately five (5) times multiple of M N3 current. The anode terminals of the white light emitting diodes (white LEDs) are connected to the output node of the charge pump. The cathode terminals of LED 1~L ED 4 will be connected to the drains of the M L1~ML4 respectively. The proposed overstress-free charge pump white LED driver was fabricated using a 0.35um 5V 2P4M TSMC CMOS process and its photograph is shown in Fig. 14 which has a die size of 2.350mm × 2.497mm. Figure 15 . Chip measurement test set-up Fig. 16 shows the plotted data of the measure current from the individual LED taken at the entire range of the input voltage. The measured results shows the LED currents from the input at 3V (the minimum supply), also when the input is at its nominal input which is 3.6V. Lastly, a measurement on currents when the supply is at its maximum has been provided also. Fig. 16 shows at the entire range of the supply; the chip has able to provide the needed current for all the LEDs. LED1 current is significantly higher than the other three LED currents. Table I shows the comparison table which contains the two previous works [5] , [17] and this work. In comparison with [5] , this work can accommodate four (4) LEDs arranged in parallel as compared with one LED from the previous work. In addition, this work does not suffer from gate oxide overstress as compared with [5] . Moreover, this work does not utilize an inductor as compared with [17] . The efficiency of the proposed circuit is lower as compared with the compared work. The following are the reasons this work has lower efficiency as compared with [5] . First, the previous work has only 1 LED while the proposed circuit has 4 LEDs in parallel. Second, the output current of the previous work is only 20mA while it's 80mA for the proposed one. Third, to produce the said output current, a huge size of the power MOS switches are needed for the charge pump of the proposed circuit as compared with the previous one. Fourth, the proposed circuit utilized a number of huge taper buffers as compared with the previous work. Lastly, this work has higher pumping frequency as compared with [5] . An optimal frequency of 1MHz is considered. Operating at lower frequency will requires bigger value of flying capacitor which in turns causes the buffer sizes to be increased. This work in comparison with [17] does not need any inductor in its operation. No inductor means less area consumption on the board and offers an advantage in terms of height. As compared with [17] , this work offers flexibility and more control on every LED. For series connection, one non-performing LED will cause disruption on the system's operation. In this paper, an overstress-free charge pump white LED driver has been presented. It can accommodate four (4) white light emitting diodes (LEDs) arranged in a parallel manner. Parallel arrangement allows a multiple of LEDs requiring only an output voltage enough to overcome the LED's distinct forward voltage. Moreover, having LEDs in parallel allows a control over the individual LED currents. This work presented a charge pump together with its clock doubler, the clock booster circuit, free from any gate oxide overstress. Gate oxide overstress is a time dependent concern when it comes to reliability. Circuits and chips with gate oxide overstress in the long run will suffer from operation disruption which will eventually leads to damage. In comparison with the other DC-DC converters such as buck, boost and buck-boost, this work does not utilize any inductor in boosting the input voltage in order to attain a higher output voltage. With this, there is an expected advantage in terms of lesser area in the board implementation. Moreover, this inductor-free white LED driver provides a height advantage. Products nowadays are becoming thinner which means that an LED driver with a minimal height will obviously have an edge.
